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Quantum computing (QC) technologies have reached a second renaissance in the last decade. Some fully
programmable QC devices have been built based on superconducting or ion trap technologies. Although
dierent quantum technologies have their own parameter indicators, QC devices in the NISQ era share
common features and challenges such as limited qubits and connectivity, short coherence time and high gate
error rates. Quantum programs written by programmers could hardly run on real hardware directly since
two-qubit gates are usually allowed on few pairs of qubits. Therefore, quantum computing compilers must
resolve the mapping problem and transform original programs to t the hardware limitation.
To address the issues mentioned above, we summarize dierent quantum technologies and abstractly dene
Quantum Abstract Machine (QAM); then propose a COntext-sensitive and Duration-Aware Remapping
algorithm (Codar) based on the QAM. By introducing lock for each qubit, Codar is aware of gate duration
dierence and program context, which bring it abilities to extract more program’s parallelism and reduce
program execution time. Compared to the best-known algorithm, Codar halves the total execution time
of several quantum algorithms and cut down 17.5% ∼ 19.4% total execution time on average in dierent
architectures.
1 INTRODUCTION
Quantum Computing (QC) has attracted huge attention in recent a decade due to its ability to
exponentially accelerate several important algorithms [12, 15, 27, 33]. Both QC algorithm design-
ers and programmers work at a very high level, and need to know little about (future) Noisy
Intermediate-Scale Quantum (NISQ) devices that (will) execute quantum programs. There exists
a gap, however, between NISQ devices and the hardware requirements (e.g., size and reliability)
of QC algorithms. To bridge this gap, QC requires abstraction layers and toolchains to translate
and optimize applications [9]. QC compilers typically translate high-level QC code into (optimized)
circuit-level assembly code in multiple stages. In order to use NISQ hardware, quantum circuit
programs have to be compiled to the target device, which includes mapping logical qubits to
physical ones of the device. The mapping step, which we focus on in this abstract, faces a tough
challenge because further physical constraints have to be considered. In fact, 2-qubit gates can
only be applied to certain physical qubit pairs. Therefore, additional SWAP operations have to be
inserted in order to “move” the logical qubits to positions where they can interact with each other.
This qubit mapping problem has been proved to be a NP-Complete problem [35].
Previous solutions to this problem can be classied into two types. One type is to formulate
the problem into an equivalent mathematical problem and apply a solver [6–8, 22, 25, 28, 30, 31,
38, 39, 41, 43], and another type is to use heuristic search to obtain approximate results [5, 17–
20, 29, 34, 42, 45]. The former suers from very long runtime and can only be applied to small size
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cases. The latter is better in runtime especially when the circuit is in a large scale. All of them
assume dierent gates have the same execution duration.
Table 1. Parameter information of several quantum computing devices.
Ion Trap Superconducting Neutral Atom[32]Ion Q5[21] Ion Q11[44] IBM Q5[21] IBM Q16[26] IBM Q20[19]
Available 1-qubit gate Rθα X, Y, Z, H, S, T Rθα
Available 2-qubit gate XX CNOT CNOT[36]
Fidelity
1-qubit gate 99.1(5)% 99.5% 99.7% ∼99.8% ∼99.56% 99.995% [32]
2-qubit gate 97(1)% 97.5%[95.1%,98.9%] 96.5% ∼96% ∼97% 82%[23]
1-qubit readout |0〉:99.7(1)%, |1〉:99.1(1)% 99.3% ∼ 96% ∼93% ∼91.2% 98.6% [13]
average readout 95.7(1)% – ∼ 80% – – >97% [24]
Time 1-qubit gate 20µ s 130 ns 80 ns – 1µ ∼20µ s2-qubit gate 250µ s – 250-450 ns 170-391 ns – ∼10µ s
Depolarization (T1) ∼ ∞ – ∼ 60µ s ∼ 70µ s 87.29µ s >10s
Spin dephasing (T2) ∼ 0.5s – ∼ 60µ s ∼ 70µ s 54.43µ s ∼ 1s
On NISQ hardware, however, dierent gates have dierent durations (see Table 1). Ignoring the
gate duration dierence may cause these algorithms to nd the shortest depth but not the shortest
execution time. The real execution time of the circuit is associated with the weighted depth, in
which dierent gates have dierent duration weights. Considering gate duration dierence will
help the compiler make better use of the parallelism of quantum circuit and generate the circuit
with shorter execution time. In this abstract, we focus on solving the qubit mapping problem by
heuristic search with the consideration of gate duration dierence and program context to explore
more program’s parallelism. To address the challenges of qubit mapping problem and adapt to
dierent quantum technologies, we rst give several examples to explain our motivation, then
propose a quantum abstract machine (QAM) for studying the qubit mapping problem. The QAM is
modelled as a 2D coupling graph with limited connectivity and congurable durations of dierent
kinds of quantum gates. Based on the QAM, we further propose two mechanisms that enable
COntext-sensitive and Duration-Aware Remapping algorithm (Codar) to solve the qubit mapping
problem with the awareness of gate duration dierence and program context. Experimental results
show that compared to the best known remapping algorithm, Codar can cut down 17.5% ∼ 19.4%
weighted depth at average.
2 PROBLEM ANALYSIS
2.1 Recent Work on bit Mapping
There are a lot of research on the qubit mapping problem. Here we focus on analyzing some valuable
solutions in recent two years [4, 19, 26, 35, 37, 41, 45]. All of them are proposed for some IBM QX
architectures, and none of them consider the gate duration dierence.
Solutions only considering qubit coupling. [35, 41] provide solutions for 5-qubit IBM QX architec-
tures with directed coupling. Siraichi et al. [35] propose an optimal algorithm based on dynamic
programming, which only ts for small circuits; then they propose a heuristic one which is fast
but oversimplied with results worse than IBM’s solution. Wille et al. [41] present a solution
with a minimal number of additional SWAP and H operations, in which qubit mapping problem
is formulated as a symbolic optimization problem with high complexity. They utilize powerful
reasoning engines to solve the computationally task.
[19, 45] use heuristic search to provide good solutions in acceptable time for large scale circuits.
Zulehner et al. divide the two-qubit gates into independent layers, then use A∗ search plus heuristic
cost function to determine compliant mappings for each layer [45]. Li et al. propose a SWAP-based
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bidirectional heuristic search algorithm, named SABRE [19], which can produce comparable results
with exponential speedup against previous solutions such as [45].
Solutions further considering error rates. [4, 26, 37] provide another type of perspective for solving
the qubit mapping problem. They consider the variation in the error rates of dierent qubits and
connections to generate directly executable circuits that improve reliability rather than minimize
circuit depth and number of gates. Based on the error rate data from real IBM Q16 and Q20
respectively, [26, 37] use a SMT solver to schedule gate operations to qubits with lower error
probabilities. Ash-Saki et al. propose two approaches, Sub-graph Search and Greedy approach, to
optimize gate-errors [4]. Circuits generated by them may suer from long execution time due to
no consideration of the minimal circuit depth.
What we consider in the qubit mapping. We want to produce solutions for the qubit mapping
problem with speedup against previous works and maintain the delity meanwhile. Besides the
coupling map, what we further concern includes the program context and the gate duration
dierence, which aect the design of qubit mapping. Considering these factors will help to nd
remapping solution with approximate optimal execution close to reality.
2.2 Motivating Examples
We use several examples written in OpenQASM [11] to explain our motivation for considering
program context and gate duration dierence in qubit remapping process. The two examples base
on the coupling map of four physical qubits Q0 ∼ Q3 and the assumed gate durations dened in
Fig. 1 (a) and (b). We directly map the logical qubits q[0]∼q[3] initially to physical qubits Q0 ∼ Q3
for easier explanation.
(a)
Gate Duration
T 1 cycle
CX 2 cycle
SWAP 6 cycle
(b) (c) (d)
Fig. 1. An example reflecting the impact of program context on SWAP-based transformations: SWAP q[3],
q[1] is selected in (d) to avoid using q[2] operated by the previous T gate, accordingly increasing parallelism.
Impact of program context. Consider the OpenQASM code fragment shown in Fig.1 (a), where CX
means CNOT in OpenQASM. Since qubitsQ0 andQ3 are non-adjacent, the instruction “CX q[0],q[3]”
at line 2 cannot be applied. To solve the problem, SWAP operation is required before performing the
CX operation. In this case, there are four candidate SWAP pairs, i.e., (Q0, Q1), (Q0, Q2), (Q3, Q1) and
(Q3, Q2). If the program context, i.e., the predecessor instruction “T q[2];”, is not considered, there
are no dierences among four candidates when selecting. However, SWAP operation on pair (Q3,
Q2) or (Q0, Q2) conicts with the context instruction “T q[2];” due to operating the same Q2, and
has to be executed serially after T operation as shown in Fig.1 (c). SWAP on pair (Q3, Q1) or (Q3, Q1)
does not conict with “T q[2];” and can be executed in parallel as shown in Fig.1 (d). With the
awareness of the context information, SWAP operations which improve parallelism can be sifted
out.
Impact of gate duration dierence. We use a 4-qubit QFT (quantum fourier transform) circuit to
explain the limitation of ignoring the duration of quantum gates. Fig. 2 (b) lists the fragment of
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(a) (b) (c) (d)
Fig. 2. A 4-qubit QFT example reflecting the impact of gate duration dierence: “SWAP q[3],q[1]” is the
best candidate since it can start immediately aer “T q[1]” while “CX q[0],q[2]” has not finished yet,
increasing the parallelism of the circuit.
a 4-qubit QFT OpenQASM program, which is generated by ScaCC compiler [2]. Similar to the
rst example, SWAP operation is required before performing the CX operation and there are also
the same four candidate SWAP pairs. Instructions “T q[2]” and “CX q[0],q[2]” can be executed in
parallel and we assume both of them start at cycle 0. If the dierence of gate durations is ignored,
the two gates “T q[2]” and “CX q[0],q[2]” are assumed to nish at the same time t and the four
candidate SWAP operations have to start after t . But if the duration of CX is twice as much as that of
T, we nd that “T q[2]” will nish at cycle 1 while “CX q[0],q[2]” at cycle 2. As a result, SWAP
between q[3] and q[1] can start at cycle 1 as shown in Fig.2 (d), while other three candidate SWAP
operations have to start at cycle 2 since one of operands Q0 or Q2 is occupied as shown in Fig.2 (c).
Fig. 2 (d) has better parallelism, which can be deduced by the awareness of dierent quantum gate
durations.
2.3 antum Architecture Abstraction
Table 2. Definition of antum Abstract Machine.
Notation Denition
Static
Structure
QH The set of physical qubits, |QH | = N ; ∀Q ∈QH , Q .tend is the qubit lock described in Section 3.1
G The set of elementary quantum operations and SWAP, |G | = M
M =(QH ,EH) The coupling graph of a quantum device
τ : G→N Mapping from quantum operations to their durations, N represents the set of natural numbers
D: QH ×QH→N Mapping from physical qubit pairs to their shortest path lengths on the M,
if there is no path between Qi and Q j , then D (Qi ,Q j ) = INT_MAX
Dynamic
Structure
pi :QP→QH Mapping from logical qubits to physical qubits
CF(I ) Commutative Front gate set of a gate sequence I , dened in Denition 3.1
Auxiliary
Functions
gate(д) the name of a given gate д.
qseq(д) the logical qubit sequence applied by a given gate д.
Variables
Q{1,2, . . .,N } Physical qubits, Qi ∈QH , 1 ≤ i ≤ N
q{1,2, . . .,n} Logical qubits, qi ∈QP , 1 ≤ i ≤ n
g{1,2, . . .,M } Physical quantum operations, gi ∈G, 1 ≤ i ≤ M
д{1,2, . . .,m} Quantum operations in the circuit program
I A sequence of quantum operations, I = [д1 ,д2 ,..., дk ] if k = |I |, and the length of I is written as I .len
Since the qubit mapping problem is aected by the constraints of underlying QC devices, which
base on various and evolving quantum technologies, it is essential to design quantum mapping
algorithms that are compatible with dierent quantum technologies.
In view of the above, we consider the qubit connectivity of various NISQ devices, and take each
gate duration as a multiple of quantum clock cycle τu , which can be analogized to the classic clock
cycle. We then introduce a Multi-architecture Adaptive Quantum Abstract Machine (maQAM)
which consists of static and dynamic structures, denoted asA = (As,Ad). Table 2 shows the denitions
for maQAM, where As = (QH, G, M, τ , D), and Ad = (pi , CF). We assume the device can provide
enough physical qubits (denote the number as N ) for the program’s execution (denote the number
of logical qubits in the program as n), i.e., N ≥ n.
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For a QC device, we abstract its qubit layout as a graph M where qubits are vertices and there
are edges between qubit pairs where a two-qubit gate is allowed to apply on them. We introduce
the Gate Duration Map τ into As which maps each kind of quantum gate to its duration, depending
on the information from quantum architecture. We assume the same kind of quantum gates have
the same duration and delity. We also introduce the shortest distance matrix map D between
each pair of physical qubits for quick selection of exchangeable qubits in our Codar scheduling
algorithm.
3 DESIGN
In this section, we discuss our COntext-sensitive and Duration-Aware Remapping algorithm (Co-
dar). We rst overview the idea of Codar, then introduce the two key mechanisms that enable
Codar context-sensitivity and duration awareness.
The main idea of Codar is to generate an executable gate sequence for a given input OpenQASM
program by adjusting the gate sequence and inserting the swap operation with the program
semantics unchanged. The generated gate sequence ts quantum hardware limitation on one hand,
and has better parallelism on the other hand to reduce the circuit’s weighted depth , i.e., simulated
execution time. We propose qubit lock mechanism in Section 3.1 for quickly nding available qubits.
And we adjust the gate order based on the quantum gate commutativity described in Section 3.2.
3.1 bit Lock
Codar is based on a reasonable assumption: a qubit cannot be applied by two or more gates at the
same time. If a qubit is occupied by a gate, it is called busy (not free) qubit and cannot be applied
by other gates. As the example shown in Fig. 1, when inserting SWAP for a specic two-qubit gate
CX q[0],q[3], the neighbour qubit q[2] of the target qubits may be occupied by the contextual
gate which has started in earlier time. Using the occupied qubits to route the two-qubit gate will
reduce the parallelism of the program because the routing process has to wait until occupied qubits
become free.
To make Codar aware of the qubit occupation by the past contextual gate, we introduce a qubit
lock tend for each physical qubit in Q . When start applying a quantum gate g ∈ G at time t on a
physical qubit in Q and the gate’s duration is τg , Codar will update this qubit’s tend as t+ τg which
means that it is occupied before t+τg . A qubit is free only when its lock tend ≤ current time. When
try to nd routing path for a specic two-qubit gate, by comparing tend of each qubit with the
current time, Codar can be aware of which qubit is occupied by the past contextual gate. Fig. 3
shows an example. Gates can only be applied to the physical qubits in free state. The gates whose
associate physical qubits are all free, are called lock free gates.
Qubit lock can also help Codar aware of the gate duration dierence. Dierent gate kinds have
dierent durations and Codar updates the operated qubit’s lock tend with dierent value. As a
result, qubits applied by gates with shorter duration will be set smaller tend and become free earlier.
Thus Codar can use those earlier free qubits to route two-qubit gates and improve the parallelism
of the program. As the example shown in Fig. 2 (d), suppose the program starts at time 0 and τT=1,
τCNOT=2. Then tend of Q1 is set to 1 while tend of Q0 and Q2 are set to 2. Q1 becomes free at time
1 while Q2 is still busy. Codar can use Q1 to route for the third gate and need not wait for the
freedom of Q2.
3.2 Commutativity Detection
Qubit lock brings Codar awareness of the past contextual gate. Considering gate commutation
relation can expose more future contextual gate for Codar to decide routing path.
5
Fig. 3. bit lock. A 2-cycle gate is ap-
plied on qubit q at time 0, then q is
busy until time 2.
Fig. 4. Example of heuristic search for the high parallelism SWAP.
The number near the qubits denote the qubit lock tend .
Denition 3.1 (Commutative Forward Gate, CF gate). Given a gate sequence I=[д1, д2, ..., дk , ...], ∀
дk ∈ I , дk is a commutative forward gate i ∀j, 0 < j < k , дj and дk are commutative.
The commutation relation between two-qubit gates дA, дB that share qubits with each other can
be resolved by checking the relevant unitary operators AˆBˆ = BˆAˆ. Gates applied to disjoint qubits
are obviously commutative with each other. If a commutative forward gate is commutative with all
the gates before it in sequence I , it can exchange with the head of I .
All CF gates in sequence I are denoted as CF (I ), which can be executed instantly from software
perspective. Compared to the method that fetches gates with no predecessor as instantly-executable
gates, choosing CF gates as instantly-executable gates can expose more contextual gates for heuristic
search to determine better remapping solutions.
Suppose a sequence I contains two gates: CX q1,q3 and CX q2,q3 in order. The second gate
shares q3 with the rst and might not be regarded as instantly executable due to qubit dependence.
However, because the second commutes with the rst and is a CF gate in I , it is instantly executable
in fact. Commutativity detection will expose both CXs for heuristic search which will improve its
contextual look-ahead ability.
3.3 Example
Now we use an example shown in Fig. 4 to explain our algorithm. Suppose there is a 6-qubit device
and we are given a gate sequence I that contains a CX on {q0,q2}, a T on {q1} and a CX on {q0,q3}. The
number near the qubit node represents the value of its tend . All the three gates are CF gates. Due to
the coupling limitation, CX on {q0,q3} is not directly executable and SWAP is needed. The algorithm
simulates the execution timeline and starts at cycle 0. At cycle 0, the rst gate "CX q0,q2" and the
second gate "T q1" are directly executable so both of them will be launched and qubits {q0,q1,q2}’s
tend locks are updated with the gate duration (T=1 cycle, CX=2 cycle). At cycle 0, each of {q0,q1,q2}
has bigger tend than current time and thus they are locked. Therefore the SWAP between {q1,q3}
and {q2,q3} are blocked. SWAP between {q3,q5} with Hbasic < 0 (which means the SWAP wonâĂŹt
shorten the total distance of CF gates according to our heuristic cost function) moves q3 away
from q0 and will not be inserted. As a result, no SWAP will be inserted in cycle 0 and the mapping pi
stays unchanged. At cycle 1, qubit q1 becomes free while q2 stays busy. The SWAP between {q1,q3}
becomes free while the SWAP between {q3,q2} is still blocked. Therefore the algorithm will know
that the SWAP between {q1,q3} can start earlier than SWAP between {q3,q2} and choose SWAP q3,q1 to
solve the remapping problem. After launching the SWAP between {q1,q3}, qubit locks of {q1,q3} are
also updated by the sum of its start time (cycle 1) and the duration of SWAP (6 cycle) as 7.
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4 EXPERIMENTAL EVALUATION
In this section, we evaluate Codar with benchmarks based on the latest reported hardware models.
Comparison with Previous Algorithms. Several recent algorithms proposed by IBM [16], Siraichi
et al. [35], Zulehner et al. [45] and Li et al. [19] try to nd solutions of the qubit mapping problem
with small circuit depth. Among them, Li’s SABRE [19] beats the other three in the performance of
benchmarks, thus it is used for comparison in this paper.
Hardware Conguration. We test our algorithm on several latest reported architectures, including
IBM Q20 Tokyo[19], IBM Q16 Melbourne[1], 6 × 6 grid model proposed by Eneld [35]’s GitHub
and Google Q54 Sycamore [3]. The gate duration dierence conguration is based on experimental
data of symmetric superconducting technology shown in Table 1, where two-qubit gate duration is
generally twice as much as that of the single-qubit gate.
Benchmarks. To evaluate our algorithm, we totally collect 71 benchmarks which are selected
from the previous work, including: 1) programs from IBM Qiskit [10]’s Github and RevLib [40]; 2)
several quantum algorithms compiled from ScaCC [2] and Quipper [14]; 3) benchmarks used in
the best-known algorithm SABRE [19]. The size of the benchmarks ranges from using 3 qubits up to
using 36 qubits and about 30,000 gates. For the IBM Q16, Q20 and 6×6 architectures, 68 benchmarks
out of the 71 benchmarks except 3 36-qubit programs are tested. While all 71 benchmarks are tested
on Google Q54 Sycamore.
0.5
1
1.5
2
IBM Q16 Melbourne
0.5
1
1.5
2
2.5
Eneld 6×6
0.5
1
1.5
2
IBM Q20 Tokyo
1
2
3
Google Q54 Sycamore
Fig. 5. Speedup ratio of all 71 benchmarks compared between Codar and SABRE in four architectures. The
benchmarks are listed from le to right in the ascending order of the number of qubits used.
Circuit Execution Speedup. We collect the weighted circuit depth of the circuits produced by
Codar and SABRE for the 71 benchmarks. Initial mapping has been proved to be signicant for the
qubit mapping problem, and for a fair comparison, we use the same method as SABRE to create the
initial mapping for the benchmarks. We use the depth of circuits produced by SABRE compared
with the one of Codar to show the ability of our algorithm to speed up the quantum program.
As shown in Fig.5, the average speedup ratio of Codar on four architecture models, IBM Q16
Melbourne, Eneld 6×6, IBM Q20 Tokyo and Google Q54 are respectively 1.212, 1.241, 1.214 and
1.258.
5 CONCLUSION
In NISQ era, most quantum programs are not directly executable because two-qubit gates can
be applied between arbitrary two logical qubits while it can only be implemented between two
adjacent physical qubits due to hardware constraints. To solve this problem, in this paper we
propose Codar that can transform the origin circuit and insert necessary SWAP operations making
the circuit comply with the hardware constraints. With the design of qubit lock and commutativity
detection, Codar is aware of program context and the gate duration dierence which help Codar
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remapper nd the remapping with good parallelism and reduce QC’s weighted depth. Experimental
results show that compared to the best known remapping algorithm, Codar remapper can cut
down 17.5% ∼ 19.4% weighted depth at average.
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